Senior FPGA Design Engineer – Hybrid Eligible Full Time

MA-Cambridge, Senior FPGA Engineer Hybrid Work Schedule, TBD FTE, with full Benefits Security Requirement: Applicants selected for this position will be required to obtain and maintain a government security clearance. STRONG PREFERENCE given to applicants with current in scope DoD Secret or Top Secret clearance. The successful candidate will contribute to FPGA development with an emphasis on architecture, desig

Source ⇲